Requested Patent

GB2286289A

Title:

**ESD PROTECTION CIRCUIT**;

Abstracted Patent:

US5568346;

**Publication Date:** 

1996-10-22;

Inventor(s):

ORCHARD-WEBB JONATHAN H (CA);

Applicant(s):

MITEL CORP (CA);

Application Number:

US19950385706 19950208;

Priority Number(s):

CA19942115230 19940208;

IPC Classification:

H02H9/04;

Equivalents:

CA2115230, DE19504752, FR2718569, ITMI950207, JP8046132;

ABSTRACT:

A input circuit provides ESD protection to an integrated circuit comprising a Vdd pad, a Vss pad, a plurality of input and output pads, a Vdd power rail, and a Vss power rail. A large diode sufficient to carry ESD current is placed directly between the Vss pad and the Vdd power rail, and the input pads are connected to the Vdd power rail through respective diodes.

# (12) UK Patent Application (19) GB (11) 2 286 289 (13) A

(43) Date of A Publication 09.08.1995

- (21) Application No 9501957.6
- (22) Date of Filing 01.02.1995
- (30) Priority Data
  - (31) 2115230
- (32) 08.02.1994
- (33) CA

(71) Applicant(s)

**Mitel Corporation** 

(Incorporated in Canada - Ontario)

Po Box 13089, 350 Legget Drive, Kanata, Ontario K2K 1X3, Canada

(72) Inventor(s)

Jonathan H Orchard-Webb

(74) Agent and/or Address for Service

**Dummett Copp & Co** 

25 The Square, Martlesham Heath, IPSWICH, IP5 7SL,

United Kingdom

- (51) INT CL6 H01L 23/60
- (52) UK CL (Edition N) H1K KGPE
- **Documents Cited**

EP 0148577 A1 WO 93/15541 A1

Field of Search UK CL (Edition N ) H1K KGPE KGPM INT CL6 HO1L

### (54) ESD protection circuit

(57) An input circuit provides ESD protection to an integrated circuit (5) comprising a V<sub>dd</sub> power rail (4), and a V<sub>ss</sub> power rail (3). A large diode (12) sufficient to carry ESD current is placed directly between the V<sub>ss</sub> pad (1) and the  $V_{dd}$  power rail, and the input pads (6) are connected to the  $V_{dd}$  power rail through respective diodes





FIG. 3







FIG. 3



PRIOR ART FIG. 2






FIG. 4





## **ESD PROTECTION CIRCUIT**

The present invention relates to a protection circuit for providing ESD (electrostatic discharge) protection for integrated circuits.

ESD is a common problem in any monolithic IC circuit, such as CMOS, BICMOS, and bipolar. Static charges can build up high voltages which when discharged through the leads of integrated circuits can cause catastrophic failure. In the prior art, it was known, for example, to protect CMOS circuits by using an input resistor followed by a diode to the  $V_{\rm dd}$  power rail and a diode to the  $V_{\rm ss}$  power rail for each input pad. The separate diode to  $V_{\rm ss}$  was used for each input to protect it against ESD discharges between that input and  $V_{\rm ss}$ .

The problem with this arrangement is that the diodes to  $V_{\rm SS}$  are placed at each input pad and consume significant die area, thereby incurring a significant cost penalty. Furthermore, the  $V_{\rm SS}$  diodes are close to active circuitry, and care has to be taken to prevent latch-up problems caused by the protection diodes.

The present invention provides a protection circuit for providing ESD protection to an integrated circuit comprising a  $V_{\rm dd}$  pad,  $V_{\rm ss}$  pad, a plurality of input and output pads, a  $V_{\rm dd}$  power rail, and a  $V_{\rm ss}$  power rail. In accordance with the invention, a single diode, (or protection network), sufficient to carry ESD current is placed directly between the  $V_{\rm ss}$  pad and the  $V_{\rm dd}$  power rail, thereby obviating the need to connect each input pad to the  $V_{\rm ss}$  rail through separate diodes. The protection circuit from any input/output pad, to  $V_{\rm ss}$  is completed though the diode at the I/O pad and the scribe ring and substrate and a similar diode at the  $V_{\rm ss}$  pad.

The use of a single diode increases the protection level for ESD events between a single pad and  $V_{\rm ss}$  to the same level as that achieved between different signal pads.

Furthermore, it saves die area and reduces the risk of latch-up.

The invention, although described with reference to CMOS on N-substrates, is applicable to any monolithic IC process, such a CMOS, BICMOS, and bipolar.

The invention will now be described in more detail, by way of example only, with reference to the accompanying drawings, in which:-

Figure 1 is a circuit diagram of a prior art input protection circuit;

Figure 2 shows schematically the physical layout of the contact pads for a prior art integrated circuit (input resistors are omitted for the sake of clarity);

Figure 3 shows an input protection circuit in accordance with the invention in its simplest form with only the previously optional diode retained;

Figure 4 shows schematically the physical layout of an integrated circuit constructed in accordance with the invention;

Figure 5 illustrates how breakdown occurs between pads in the arrangement according to the invention; and

Figure 6 is an electrical equivalent diagram of the protection circuit.

Referring to Figure 1, the prior art input protection circuit comprises a  $V_{\rm ss}$  pad 1 and a  $V_{\rm dd}$  pad 2 connected respectively to supply rails 3, 4 providing power to the active circuit generally designated 5. An input pad 6 is connected through a protection resistor 7 and an input resistor 8 or conductor to the active circuit 5. The input resistor has no role in protection; it merely serves as a convenient connection.

The input line between resistors 7 and 8 is connected respectively via  $V_{\rm ss}$  diode 9 to  $V_{\rm ss}$  rail 3 and  $V_{\rm dd}$  diode 10

to  $V_{\rm dd}$  rail 4. An optional diode 11 may connect the input pad 6 directly to  $V_{\rm dd}$  rail.

Figure 2 shows the physical layout of the circuit shown in Figure 1 with input pad 6 connected through  $V_{\rm ss}$  diode 9 to  $V_{\rm ss}$  rail 3 and  $V_{\rm dd}$  diode 10 to  $V_{\rm dd}$  rail 4.

In the circuit shown in Figures 1 and 2, if the ESD impulse occurs across two pads, for example, two input pads, the diode at the negative pad will break down. Current flows to the substrate and the scribe metal ( $V_{\rm dd}$  in this particular embodiment) and forward biases the diode on the negative pad. If the ESD voltages are reversed, the same action occurs except that the roles of the two diodes are reversed. Similar action occurs between the input and output pads. If the discharge occurs across several pads, the action is similar but with more diodes brought into play.

It can be seen that the diode on  $V_{\rm ss}$  will act in the same way as diodes on any other input or output pad, both for discharge between input or output pads and  $V_{\rm ss}$ , and for discharges between  $V_{\rm ss}$  and  $V_{\rm dd}$ .

The individual  $V_{\rm SS}$  diodes 9 thus protect the inputs against ESD discharges to  $V_{\rm SS}$ . However, as more clearly shown in Figure 2, the proximity of the diodes 9 to the active circuitry means that extreme care has to be taken to prevent latch-up problems, and also the presence of the diodes 9 close to the active circuitry substantially increases the physical size of the device.

Referring now to Figures 3 and 4, where like parts are referenced with like reference numerals, input resistor 7, the  $V_{\rm SS}$  and  $V_{\rm dd}$  diodes 9 and 10 of Figure 1 are removed, as indicated by the dotted outline in Figure 3. Instead, a single  $V_{\rm SS}$  diode 12 (preferably a large diode which is capable of withstanding the ESD impulse), or diode network similar to diode 11, is placed directly between the  $V_{\rm SS}$  pad 1, or at least a point on the  $V_{\rm SS}$  power rail close thereto,

and the  $V_{\rm dd}$  power rail 4. A similar diode 11 is connected between all the remaining pads 6, except the  $V_{\rm dd}$  pad 2, and the  $V_{\rm dd}$  power rail 4. Unlike the configuration shown in Figure 1, diode 11 is now essential.

The physical arrangement is shown in Figure 4, where diode 12 can be seen located between the  $V_{\rm ss}$  pad 1 and the  $V_{\rm dd}$  rail 4. Diode 11 connects each input pad to  $V_{\rm dd}$ .

For complete ESD protection, the circuit has to withstand ESD discharges between every possible pair of pads both for positive and negative discharges.

If the input pad is negative (6a), the input pad diode 11 breaks down and provides a low resistance path to  $V_{\rm dd}$ , as in the prior art. If on the other hand the input pad is positive, the same diode 11 forward biases to the substrate, which then causes the  $V_{\rm ss}$  diode 12 to break down and provide a low resistance path to discharge the ESD event.

As shown in Figure 5, where the  $V_{dd}$  power rail 4 is constituted by the substrate, pad-to-pad breakdown occurs through the substrate 4 and back-to-back diodes 11, one being forward biased and the other being reverse biased.

Figure 6 illustrates what occurs in the event of  $V_{as}$  to  $V_{dd}$  breakdown. Discharge occurs through just one diode 12 connecting pad 1 ( $V_{as}$ ) to the  $V_{dd}$  rail 4.

With the arrangement described, unlike the prior art (compare Figures 2 and 3) only one diode is required at each pad to discharge both positive and negative events. The protection circuit from any input/output pad, to  $V_{\rm ss}$  is completed though the diode at the I/O pad and the scribe ring (not shown) and substrate and a similar diode at the  $V_{\rm ss}$  pad. The substrate and scribe ring (not shown) thus serve to connect the back-to-back diodes between pads. This arrangement offers a low resistance.

The design of the diodes is not critical to the invention, and many designs can be employed within the skill

of the person skilled in the art. Any device, network or combination of devices that fulfill the role of a diode can be employed and variations in implementation depend on the specific type of technology used. The key feature is that the diode 12 must be sufficiently large to carry ESD current from one or more input pads and furthermore it must not break down under normal operating voltage. Ideally all the diodes should be identical.

The invention has been described for an n-type substrate. For n-type substrates the roles of the  $V_{\rm dd}$  and  $V_{\rm SS}$  pads are exchanged.

#### CLAIMS

- A protection circuit for providing ESD protection to an integrated circuit, comprising a substrate, first and second supply pads, first and second power rails connected to said first and second respective supply pads, said first power rail being connected to said substrate; and a plurality of input and output pads, characterized in that first diode means (12) sufficient to carry ESD current are connected between said second supply pad and said first power rail, and second diode means (11) are connected between each said input pad and said first power rail, whereby discharge between any of said input and output pads (6) occurs through back to back diode means (11) connected respectively thereto and said substrate, and discharge between said supply pads occurs through a single said diode means (12) connected one of said supply pads and said substrate.
- 2. A protection circuit as claimed in Claim 1, characterized in that said diode means (11, 12) comprise a diode network.
- 3. A protection circuit as claimed in Claim 1, which is free of diodes between the respective input pads (6) and said second power rail (3).
- 4. A protection circuit as claimed in Claim 1, characterized in that said substrate is n-type and said first power rail (4) is the  $V_{dd}$  power rail.
- 5. A protection circuit as claimed in Claim 1, characterized in that said substrate is p-type and said first power rail (4) is the  $V_{\rm ss}$  power rail.
- 6. A protection circuit for providing ESD protection to an integrated circuit, substantially as herein described with reference to Figures 3-6 of the accompanying drawings.

| Patents Act 1977 Examiner's report to the Comptroller under Section 17 (The Search report)                | Application number GB 9501957.6   |  |
|---|---|--|
| Relevant Technical Fields   | Search Examiner S J DAVIES  |  |
| (i) UK Cl (Ed.N) H1K-KGPE,KGPM  |   |  |
| (ii) Int Cl (Ed.6) H01L   | Date of completion of Search 27 APRIL 1995                              |  |
| Databases (see below)  (i) UK Patent Office collections of GB, EP, WO and US patent specifications.  (ii) | Documents considered relevant following a search in respect of Claims:- |  |

# Categories of documents

| X: | Document indicating lack of novelty or of inventive step.   | P: | Document published on or after the declared priority date but before the filing date of the present application.        |
|----|---|----|---|
| Y: | Document indicating lack of inventive step if combined with one or more other documents of the same category. | E: | Patent document published on or after, but with priority date earlier than, the filing date of the present application. |
| A: | Document indicating technological background and/or state of the art.   | &: | Member of the same patent family; corresponding document.   |

| Category | Identity of document and relevant passages |   |                       |
|----------|--|---|-----------------------|
| X        | EP 0148577 A1                              | (GEN SEMICONDUCTOR) see eg Figure 1A                    | 1-3<br>1,2<br>1,2,4,5 |
| x        | WO 93/15541 A1                             | (CIRRUS) see eg Figure 4                                |                       |
| X        | US 5189588                                 | (YANO ET AL) see eg Figures 1, 7; column 5, lines 24-57 |                       |
|          | ·  |   |                       |
|          |  | •   |                       |
|          |  |   |                       |
|          |  |   |                       |
|          | •  |   |                       |
|          |  |   |                       |
|          |  |   |                       |
|          | ****                                       | ·<br>   |                       |
|          | 4  |   |                       |
| ]        |  |   |                       |
| ]        |  |   |                       |

Databases: The UK Patent Office database comprises classified collections of GB, EP, WO and US patent specifications as outlined periodically in the Official Journal (Patents). The on-line databases considered for search are also listed periodically in the Official Journal (Patents).